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For more than 2o years many millions of dol- 
lars have been spent for the growth of galli- 
um arsenide and other hetero-materials on 
silicon for all the obvious reasons, larger, 
cheaper and higher quality substrates avail- 
able in quantity (mostly elemental Groups 
IIl-V and II-Vl). Unfortunately most of it was 
spent producing either little success or a 
cost in excess of the competing compound 
semiconductor substrate. And, for some time 
the only compound semiconductor that 
showed promise was silicon-germanium, 
which does not quite present the same tech- 
nology challenge, since both elements are in 
the same Group IV of the Periodic Table and 
therefore the silicon-germanium material 
system may be classed as an alloy rather 
than a compound. 
Compound 
Semiconductors 
on Silicon 
2000/~ of  a gallium arsenide 
seed layer are deposited to 
form a pseudo substrate 
The results of combining these dissimilar materi- 
als are now in from several research groups and 
they are close to changing the outlook for these 
inter group, or hetero-epitaxial processes from 
dim to very promising or even to almost com- 
mercial, (based on the latest gallium arsenide and 
gallium nitride on silicon process advances). As 
reported in III-Vs Review earlier this year, 
Motorola and IQE have been cooperating to 
develop the deposit ion of MBE-grown gallium 
arsenide on silicon wafers for about one year. 
This cooperat ion between Motorola and IQE 
already includes a Custom Evaluation Agreement 
open to IQE and Motorola customers, a Service 
and Cooperation Agreement in which Motorola 
Gallium arsenide I /  
Amorphous SiO2 i ~ 
Silicon substrate I 
Template layer required to prepare 
the surface of STO to accept GaAs 
Single crystal STO provides the 
surface for growing GaAs 
Amorphous SiO2 layer formed 
during growth of STO on silicon. 
decouples the Si from the overlying 
GaAs - absorbs strain associated with 
lattice and temperature mismatch 
will purchase development services from IQE, a 
$10 million equity investment by Motorola in 
IQE, a $14 mill ion three year equity draw down 
facility for IQE and an additional $10 million pur- 
chase of warrant options in IQE, extending over 
five years. 
Gallium Arsenide 
The Motorola process involves the use of high 
dielectric-constant oxide-interlayers, such as 
strontium titanate (STO), which inhibit reaction 
between the silicon and the epitaxially grown 
gallium arsenide layers. If electrical conductivity 
to the substrates i required, the STO layer can 
be doped with concentrat ions of up to lOE19 
atoms per  cm3 of aluminium.The crystalline qual- 
ity of this STO on silicon is reported to be better 
than any single crystal STO currently available. 
Originally, Motorola's interest in this technology 
was the creation of a compliant substrate for the 
deposit ion of epitaxial, high dielectric constant 
oxide films on silicon for random access memory 
devices, a concept  previously proposed in 1991 
by Cornell Professor, Y.H. Lo. 
One of the keys to this type of hetero-epitaxy 
and one of the processes developed by Motorola, 
is the formation during growth of a thin silicon 
dioxide interlayer between the surface layer of 
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silicon and the mechanical  support  silicon wafer 
however, the 20A silicon dioxide layer originally 
produced in the process was unsuitable for 
CMOS applications and has been replaced by an 
STO layer.This thin oxide can be either amor- 
phous or crystalline, but it serves to take the 
stress out of the surface silicon layer and allows 
the growth of a low stress hetero-epitaxial l yer 
on the surface. In the case of strontium titanate 
interlayers, the optimised STO layers are 
about 120 A thick, with the silicon dioxide inter- 
layer thickness reduced to 7 angstroms. 
Following the deposit ion of the STO layer, at 
least 2000A of a gallium arsenide seed layer are 
deposited to form the pseudo substrate, suitable 
for gallium arsenide device layer growth and pos- 
sibly other  III-V materials on silicon. Rather fortu- 
itously, a thin silicon dioxide layer, which is com- 
pliant and forms between the silicon and the 
STO layer.The STO has a stable cubic structure 
above 70 ° Kelvin and it allows the stresses, the 
thermal interlayer mismatches and the associated 
cracking to be eliminated. It also creates the pos- 
sibility for lattice engineering, which could be 
the enabler for new device structures. Currently, 
only solid sources are used in this MBE deposi- 
tion process, requiring high temperature 
Knudsen Cells to produce the vapourised metals 
and good control  of the gas injection, creating a 
challenge for solid source MBE technology. 
For process development,  IQE used a Gen-2000 
MBE reactor wi th  a 7 x 6" wafer capacity and 
separate III-V and oxide deposit ion chambers  
where  the oxide inter-layer and the seed galli- 
um arsenide layer are grown separately.Various 
sil icon substrate resistivities have been used 
and 1 tolO ohm-cm material can make good 
RF devices. However, the higher resistivity 
(1000 to 5000 ohm-cm) float zone sil icon sub- 
strates may be preferable for high f requency 
devices, but they have not yet been  evaluated. 
Process uniformit ies are good with the deposit- 
ed STO layer thicknesses and GaAs MESFET 
across the wafer resistivities exhibit ing better  
than 1% uniformities. 
To realize its low cost potential, a high volume 
process and product  is needed that could pro- 
vide additional customer feed back.The key fac- 
tors to support  a manufacturable process are 
stated to be minimal operator involvement, full 
process computerization, accurate control of 
material beams and process parameters and a 
need to keep device re-engineering for existing 
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products to a minimum.According toThomas 
Hierl, the CTO of IQE plc, the process is produc- 
tion capable, but development volumes are need- 
ed to corroborate the initial data for repro- 
ducibility, yields and costs.With suitable demand, 
scale up to product ion volumes would be possi- 
ble by Q1 2003. 
With deposit ion uniformities already similar to 
those attained from gallium arsenide on gallium 
arsenide processes (homo-epitaxy), a ramp up to 
commercial  volumes could be accomplished 
within one year.The target price for the 6" galli- 
um arsenide on silicon wafers is $200 for 6" 
diameter pseudo substrates versus a reported 
price of $300 for 6" gallium arsenide wafers 
although pseudo-wafer costs in the development 
phase are believed to be in the $400 to $600 
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COMPARATIVE  PERFORMANCE nitride power transistors and 
amplifiers can easily 
outperform silicon 
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Reciprocal-space map around the GaN (20ff 4) reflection (left) and (9 -20  scan (righO show- 
ing measurement and simulation. As can be clearly seen in the reciprocal space map the 
superlattice (5L) peaks are slightly shifted in qx with respect to the main GaN reflection indi- 
cating a different a-lattice constant (vertical dashed line) but no relaxation (partial relaxation: 
diagonal dashed line). The (9-2(9 scan shows, in addition to the superlattice peaks, 
Pendell~sungs fringes from the SL and the cap layer, indicating the high quality o f  the 
InGaN/GaN interfaces. 
range. FETs have already been demonstrated 
based on this process and it is now being 
extended to heterobipolar-devices.To pr mote 
high interest levels and participation in their 
gallium arsenide on silicon technology and to 
reduce development costs for interested 
parties, Motorola has agreed to allow interested 
companies to proceed with process develop- 
ment work without  a l icense by using 
non-disclosure agreements. 
To speed up the progress of the gall ium 
arsenide on sil icon technology internally, 
Motorola has formed a whol ly owned sub- 
sidiary, Thoughtbeam Inc., headed by Padmasree 
Warrior as General Manager.Although 
Thoughtbeam is an R&D operat ion wi thout  a 
fab, its goal is to combine the best of the III-V 
and the sil icon worlds. Using the MBE grown 
pseudo substrates and deposit ing the active 
device layers by MOCVD, Motorola has already 
compared the per formance of their  gall ium 
arsenide on sil icon FETs with similar gall ium 
arsenide based devices and shown them to have 
similar characterist ics including, mobilities, satu- 
rated velocities, gate/drain breakdown voltages, 
t ransconductances and RF performance.  MES- 
FET power  amplif iers based on this technology 
wi th  equivalent power  efficiencies have already 
been evaluated in ce l lphone handsets in the 
Chicago area and were found to be indistin- 
guishable from those on gall ium arsenide 
wafers. Future plans include the testing of HBTs 
and lasers. 
Gallium Nitride 
The potential for gallium nitride devices covers a 
wide range of application areas and includes 
those listed below. 
• Power condit ioning 
• Wireless broadband 
• Pressure sensing 
• White solid-state lighting 
Weak-beam TEM images 
using (0001) and (1TO0) 
reflection to view screw type 
(top left) and edge type (bot- 
tom left) dislocations, respec- 
tively. In the TEM image the 
reduction of  dislocation den- 
sity due to the LT-AIN interlay- 
ers (C) and the 5i N in-situ 
mask (B) can be clea~y seen. 
A denotes the 
AIGaN:Mg/Sx(In GaN/GaN:Si) 
active region and D the AIN 
seed layer CL linescans taken 
at 5 K for the same cross sec- 
tion are plotted on the right 
side on the same scale. On 
the top-right, a spectrum 
linescan is plotted depicting 
the vertical evolution through 
the layer sandwich. On the 
bottom-right, intensity pro- 
files are plotted for the n- 
GaN, p-GaN and InGaN 
luminescence, respectively 
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• DVD storage 
• Coloured signs & lighting 
• Automotive lighting 
• Automotive lectronics 
• Power transmission 
• Heat sensing 
• Flame sensing 
• Telecomm base stations 
• Satellite electronics 
LED lighting products are well established and 
are a high grow rate applications category, with 
blue and violet lasers being aggressively devel- 
oped for high capacity DVDs, but the potential  
for electronic devices is yet to be realized.Two 
key factors have contr ibuted to the slow intro- 
duct ion of nitr ide devices and they are the high 
defect levels inherent in most epitaxial nitride 
layers and the lack of bulk substrates for homo 
epitaxy.These necessitate the use of hetero-sub- 
strates, such as sapphire and silicon carbide. 
In many instances, military need and perform- 
ance have driven the development  of new com- 
pound semiconductor  materials, processes and 
devices but cost has driven process development 
for the higher volume products (as in silicon 
devices). However, a company called Nitronex 
plans to simultaneously combine the advanced 
hetero-substrate growth technologies and the 
anticipated lower cost features inherent in galli- 
um nitride on silicon in their  SIGANTIC process, 
to create a 'revolutionary potential'  for their  
nitr ide on silicon technology, with an initial goal 
of $60 for a 60W chip. 
Nitronex has l icensed North Carolina State 
University patents covering the deposit ion of gag 
lium nitride on silicon, a process they are devel- 
oping for the commercial  product ion of both 
electronic and optoelectronic gallium nitride 
devices. Originally, the focus was reported to be 
the use of a pendeo-epitaxy processes, but after 
reviewing the key patents, the adoption of a sili- 
con carbide interlayer process (between the sili- 
con and the gallium nitride layer) seems to be 
more appropriate than the incorporat ion of pen- 
deo technology. 
In the Nitronex processes, an upper  silicon layer 
(with a preferred 111 orientation), [selected 
from either a bulk silicon, a silicon on insulator 
(SOI) or a silicon over implanted oxygen 
(SIMOX) wafer substrate] is converted at a high 
temperature into a 3C-silicon carbide layer by 
treatment with a carbon containing precursor 
gas such as ethylene.As an alternative, silicon 
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carbide can also be directly deposited on the sift- 
con wafers. If not, the carbide seed layer may 
then be thickened by the further chemical 
vapour deposit ion growth of additional silicon 
carbide+After a polishing step to smooth out the 
deposited silicon carbide, a thin, low tempera- 
ture buffer layer (in the range of 50 totOOnm 
thick) of either aluminium or gallium nitride is 
usually grown. It is on this buffer layer that the 
device layers of 2H-gallium nitride and its alloys 
are usually deposited with the best defect levels 
achieved being in the 10E6 per cm 2 range.The 
use of substrates with the oxide interlayers 
may also provide the added benefit  of a compli- 
ant substrate, where  stress relief is obtained by 
slippage between the silicon and its adjacent 
oxide layer. 
Masking layers or trenches can be added prior to 
the last growth step in which case, device quality 
lateral epitaxial over growth (LEO) or pendeo- 
epitaxial ayers of 2H-gallium nitride can be pro- 
duced. Such layers may have lower defect levels 
over the masked areas than those obtained by 
direct growth on the seed layers.Additionally, it is 
envisaged that sections of the silicon wafer may 
be capped off so that they are not converted to 
carbide or gallium nitride layers.After removal of 
the cap, they could then be used to grow silicon 
devices (or even expose silicon devices already 
CL linescans from the top of  
the diode structure to the 
substrate of  the two LED 
samples, with and without a 
5i N interlayer, showing the 
x y 
n-GaN (left) and lnGaN lumi- 
nescence (right). A strong 
enhancement in CL intensity 
is observed for the n-GaN 
luminescence after each LT- 
AIN interlayer, which are 
located at the two minima 
around 1 and 1.7 pm. A 
strong enhancement of  the 
InGaN luminescence by the 
5i N interlayer is also 
x y 
observed. This is due to a 
better InGaN quafity and a 
better carrier diffusion clearly 
indicated by the prolonged 
tail o f  the InGaN lumines- 
cence for the sample with 
5ixNy mask, 
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I-V characteristics o f  a verti- 
cally contacted light emitting 
diode grown on Si substrate 
(inset) and power vs. current 
o f  an LED (360 pm diameter) 
mounted on an 
- 1 mm 2 die in an epoxy LED 
dome. At  35 mA Ohmic heat- 
ing starts to significantly 
reduce device performance. 
The peak wavelength is 
around 455 nm. 
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FET performances, with ft of  
11GHz and fmax of 17GHz 
were not as good as expected 
prepared), creating the potential for both silicon 
and gallium nitride devices on the same chip. 
According to John Brewer, Jr. Vice President, 
Marketing at Nitronex, their first gallium nitride 
product  target is the telecommunicat ions base 
station, where nitride power  transistors and 
amplifiers (with the capabilities for higher 
power  levels, h igher efficiencies [40 to 60%], 
higher operating voltages and the ability to oper- 
ate at higher junct ion temperatures) can easily 
out perform the silicon LDMOS presently in use. 
This is quite a large market where the number  of 
transmit/receive circuit boards are expected to 
increase from about 7 mill ion last year to over 15 
million in 2004 and their corresponding value to 
increase from almost $600 million to $1.25 bil- 
l ion in the same period.This value represents 
over 25 mill ion power  amplifiers. Only the lack 
of reliability data and perhaps design acceptance 
should stand in their  way.To meet these goals, 
the Nitronex strategy is for cross-industry part- 
nerships rather than a control of the market, and 
therefore the Company has cooperative process 
development agreements available for partners 
interested in these and other  nitride-on-silicon 
based applications. 
There are several reasons for this opportunity, 
first the sil icon circuits are not very power  effi- 
cient (more than 80% of the power  is dissipated 
as heat), second, a high air condit ioning cost in 
the region of $10 mill ion per  system for remov- 
ing this heat and third, a relatively short operat- 
ing lifetime (6 to 9 months)  for the silicon 
power  amplifiers due to their  high junct ion 
operating temperatures.Another  incentive for 
the adopt ion of gallium nitride amplifiers is 
their  superior linearity, wh ich  would allow clos- 
er spacing of user channels, less side band allo- 
cation and more users per  existing base station. 
The system demands from third generation 
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GaN/AIGaN FET on Si, Uni-UIm, Otto-von-Guedcke Universi~t Magdeburg 
mobile handsets could drive the insert ion of gal- 
l ium nitride devices in the 2003/2004 time 
frame for reasons of efficiency, linearity and 
higher operating voltages. 
As reported in the previous issue of III-Vs 
Review, (Vol. 15 page 40), a University of 
Magdeburg research group around Alois Krost is 
also developing allium nitride on silicon device 
processes and presented its results on the devel- 
opment  of their III-nitride-on-silicon process at 
the recent Materials Research Society Meeting in 
Boston.The Magdeburg processes use either 
masking or superlattice inter-layers to prepare 
the silicon for acceptable nitride growth. Process 
development has evolved to where gallium 
nitride blue LEDs have already been demonstrat- 
ed on nitride layers deposited on silicon wafers 
grown by the NCSU and the Magdeburg devel- 
oped processes. 
Additional progress has been made and in a pri- 
vate communicat ion,Armin Dadgar from the 
University of Magdeburg reported on a coopera- 
tive effort wi th  Global Light Indistries (GLI) in 
Germany, where Markus Kamp et al manufac- 
tered blue and green LEDs employing buffer 
structures prepared in Magdeburg.The active 
LED structure has been grown by Andreas 
Kaluza's MOCVD group using planetary reactors. 
Processing and packing used standard GLI 
processes. See the photograph of these packaged 
nitride on silicon LEDs operating at a 20mA drive 
current.I-V characteristics of the front contacted 
diodes were as good as those GaN/sapphire 
LEDs, giving operation voltages around 3.1V at 
20mA current. 
Even though the I-V characteristics for front-con- 
tacted LEDs on silicon and sapphire were identi- 
cal, the output power  of the planetary-grown 
LEDs on silicon was lower (approximately 
0.2mW at 490nm and 0.4mW at 498nm) than for 
those grown on sapphire. However, neither epi- 
taxial growth nor  processing has been adjusted 
to the different substrate. Further improvements 
in output power  are expected from the removal 
of the absorbing Si substrate. It is worthy of note 
that the in situ insertion of a silicon nitride mask 
(which has been used to lower the defect densi- 
ties on sapphire and silicon) significantly 
increased the optical output power  and that all 
the LEDs grown on silicon are red-shifted by 20 
to 40nm, when compared with LEDs grown on 
sapphire.This factor makes a direct comparison 
of the diodes difficult.The shift is presumed to 
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Global Light Industries LEDs 
be due to the presence of tensile stress on sill- 
con versus compressive stress on sapphire. 
Transmission electron microscopy analyses on 
cross sections of these LED structures have now 
been performed by O. Contreras and F.A. Ponce 
from Arizona State University.The dual ahmlini- 
um nitride inter layers and other  structural layers 
in this gallium nitride on silicon system are clear- 
ly visible, together with the differing levels of 
defects created as the structure was being 
grown. Note also the cathode luminescence line 
scan intensity data and a layer map for the same 
structural cross sections.These were determined 
by T. Riemann and J. Christen from Magdeburg. 
An increase in luminescence intensity is 
obtained after each ahiminium nitride layer is 
inserted. 
In cooperative research with the University of 
Ulm and extending the process to electronic 
devices, the first gallium nitride FETs on silicon 
have now been made.The undopedA1GaN/GaN 
FET devices exhibited good two-dimensional 
electron gas results with mobilit ies of 1590 
cmz/Vs at reasonably high carrier concentrat ions 
(6.7E12 per  cm2).The FET performances, with ft 
of l lGHz  and fmax of 17GHz were not as good 
as expected and were attr ibuted to sub-layer par- 
asitic currents. Future modifications of the 
growth process are p lanned and should improve 
the performance of these FETs. 
The growth of compound semiconductors  on 
sil icon is now a revisited topic of interest and 
in some instances bel ieved to be in the almost 
commerc ia l  category.At the recent  Gorham 
conference,  Compound Semiconductor  Out look 
2002, the growth of compound materials on sil- 
icon was offered as a one-day tutorial session. 
For those interested in either gall ium arsenide 
or gall ium nitr ide on sil icon process technolo- 
gy, the tutorial was a worthwhi le  feature and a 
relatively painless way to catch up wi th  the 
wave.The potent ia l  market for these processes 
was well  documented  and many opportuni t ies  
were explored, but little information was 
offered about  the current  process costs, 
except  for the 3x estimate for gall ium arsenide 
pseudo wafers reported by Thomas Hierl from 
IQE (at their  present  state of development) .  
Volume product ion  is expected to br ing these 
pseudo substrates into compet i t ion wi th  those 
available today. When successful, growth on 
silicon could offer an agility to switch from one 
materials business model  to another.Additionally, 
there may be an incentive for the telecommuni- 
cations providors to support  these and other 
compound solutions for bandwidth expansion, 
since voice provides most of their income, but 
data is now the largest consumer  of the available 
bandwidth capacity. 
Custom Epitaxial Solutions 
QinetiQ offers custom 
epitaxial growth and 
characterisation solutions for 
today's fast-changing 
environment. We can 
supply epitaxial layers to 
stringent specifications, and 
offer layer design and device 
fabrication if required. 
• Custom wafer growth with no minimum order 
• High quality, with 20 years of expertise behind us 
• Full in-house characterisation (SIMS, X-ray, CV, 
Hall, PL) 
• GaAs/AIGaAs, InP-based, InSb/InAISb, 
GaN/AIGaN, CdTe/HgCdTe, SiGe, dilute nitrides 
• MBE, CBE and MOCVD 
• Custom device fabrication and assessment 
• Layer design and modelling 
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